Abstract-There remains a need for satisfactory integrated sensors that can monitor humidity inside small active implanted devices in which delicate electronics are operating. This paper describes a simple capacitance-to-digits readout circuit for a capacitive humidity sensor for ultra-small medical implants. The proposed readout circuit provides a larger dynamic range than conventional capacitance readout circuits by removing the parasitic capacitance from the measured capacitive input. The circuit was designed in XFAB's 0.6-µm CMOS technology and provides 1% resolution in measuring relative humidity.
INTRODUCTION
The last decade has witnessed the rapid advance of the technology for active implanted devices for treating various disabling conditions which cannot be effectively addressed by conventional drugs or surgeries. For example, spinal cord stimulator implants are used for restoring lower limb and upper limb functions [1] ; deep brain stimulators are applied for treating Parkinson's disease [2] and epilepsy [3] ; implant systems with intra-cortical recording are used to drive neuroprosthetic arms or help severely paralyzed patients to communicate [4] . In contrast to standard consumer electronics, active implanted devices are surrounded by body fluid for many years. If the moisture penetrates an implant package and the humidity inside it starts to increase, the implant may stop working or cause detrimental effect to the neural system. For example, condensation may bridge unintended circuit paths, causing short circuit [5] and toxic metal ions, such as Cu+, may be released to the neural system during the corrosion process [6] . Active implanted devices are designed to last many years of operation and even to outlast the lifetime expectancy of the patient.
Conventional implant packages, such as ceramic packages and wielded metal packages using titanium alloy [7] , have a proven track record in providing long term hermeticity for the implantable electronics. They are used in commercial implants, such as pacemakers and cochlear implants. The hermeticity of such packages is usually tested by a method called 'gas leak test' in which the implant package under test is filled with inert gas, such as helium. If the implant package is not hermetic, it will leave a fine trace of helium which can be detected by sensors outside the implant package. However, the gas leak test only works for implants with an inner cavity larger than 50 mm 3 [8] . There is currently a great drive to push individual implanted devices to the millimeter scale so they can form an intra-body network [9] or can be distributed as 'dusts' for electrophysiological neural recording [10] . However, such ultra-small implanted devices with inner cavities of a few mm 3 or even sub-mm 3 mean that the conventional packaging methods will either not work or become too hard to validate. Humidity sensors may be used instead to directly assess the inpackage humidity, especially integrated humidity sensors [11] as they can be integrated with the rest of implant circuits and bear little overhead to the entire implant size.
Integrated capacitive-type humidity sensors can be implemented by either compatible processes [12] or incompatible processes to standard CMOS [13] . The latter usually offers higher sensitivity to humidity variation at the expense of additional fabrication steps.
II. READOUT CIRCUITS FOR INTEGRATED CAPACTIVE HUMIDITY SENSORS
A. Challenges Fig. 1(a) shows a typical capacitive relative humidity (RH) sensor implemented on a Si substrate using interdigitated electrodes covered by a hydrophilic layer. The main sensing capacitance is formed between the interdigitated electrodes, Electrode 1 and Electrode 2. Since the permittivity of the hydrophilic layer varies with RH, the sensing capacitance is a function of RH. Fig. 1(b) shows a simplified circuit model for the on-chip capacitive RH sensor. CRH is the sensing capacitor whose capacitance is sensitive to humidity while Cpar1 and Cpar2 are the parasitic capacitances associated with the two terminals of CRH. Cpar1 and Cpar2 are lumped parasitic capacitances originated from the substrate, the input of the readout circuit and nearby circuits. If CRH is probed directly by off-chip apparatus, the capacitance from the IO pads and measurement probes will also be added to Cpar1 and Cpar2. Since CRH, Cpar1 and Cpar2 are all strongly dependent on the sensor area on the horizontal plane, their values are often comparable. Since Cpar1 and Cpar2 are physically further away from the hydrophilic layer than CRH, they are less sensitive to the humidity variation. Thus, the presence of parasitic capacitance reduces the sensitivity of the humidity sensor to the RH and adds a large common-mode signal which limits the dynamic range of the RH sensor, as illustrated in Fig. 2 .
B. Existing Readout Circuits for Capacitive Sensors
Readout circuits for capacitive RH sensors can be classified as capacitance-to-voltage (C2V) [14] , capacitance-tofrequency (C2F) [15] and capacitance-to-time (C2T) transducers [16] , all of which are based on charging and discharging CRH. To reject the large common-mode signal (see Fig. 2 ), differential sensing which measures CRH against a reference capacitance, CREF, is popular. CREF typically has the same physical pattern as CRH, but is isolated from the humid environment. Hence, CREF is to a first-order approximation constant at different levels of RH. However, CREF leads to complex manufacturing procedures as it needs to be isolated from CRH and increases the size of the entire sensor.
C. Proposed Readout Circuit for Parasitics Cancellation
Both C2V and C2F tend to offer faster measurement speed than C2T. However, the humidity inside an implant package is unlikely to change significantly in hours, or even in days. Therefore, C2T was chosen for measuring from a capacitive RH sensor, trading measurement time for accuracy. Another advantage of the C2T transducer is its simplicity in converting analog signals to digital. For example, the capacitance-to-digits information can be obtained by counting the number of clock cycles within the counting period. For counting purpose, a reliable and accurate clock signal, which itself is stable over various temperature and humidity conditions, is needed. Fig. 3 shows the operating principle of the proposed readout circuit based on the C2T principle. There are five switches S0~S4 to control the charging and discharging for CRH, Cpar1 and Cpar2. The circuit operation comprises four phases: Phase 1 (Reset phase): S0 is off while S1 -S4 are on. Residual charge on all capacitors is removed. Phase 2 (Pre-charge phase): S0 -S2 are on while S3 and S4 are off. Cpar1 and Cpas2 are charged until VX and VY in Fig. 3 reaches a pre-defined voltage level, VREF. All switches are designed to have very small ON resistance (the voltage across the switches is negligible). Phase 3 (Parasitic elimination phase): S0, S1, S2 and S3 are off while S4 is on. Cpar2 is discharged. At the end of this phase, VY
The net charge at node X at the end of the Phase 3 is = (2) Phase 4 (Measurement phase): S0, S1 and S4 are on while S2 and S3 are off. Current Icharge continues to charge Cpar1 and CRH until VX returns back to VREF. The net charge at node X at the end of Phase 4 is = ( + ) 
Hence if VREF and Icharge are predetermined, tmeas will be linearly proportional to CRH, independent of Cpar1 and Cpar2. If tmeas is measured by a counter against a known frequency, fREF, the number of counts, N, bears the RH information =
III.
CIRCUIT DESIGN
The aim is to provide a readout circuit which can detect small changes of capacitance and provide reasonably good resolution, i.e., in 1%RH. The capacitance of the CMOS-compatible humidity sensor in [11] can be modelled as
where C0=21.54pF is the sensor capacitance at 0%RH and α= 0.04% is the normalized sensitivity per 1%RH. Cpar1 and Cpar2 have been modelled in the COMSOL Multiphysics and are 17.09pF each. The sensor was implemented using the top metal layer of XFAB's XC06 process and occupied an area of 2x2 mm 2 . Assuming the sensor capacitance is linear to relative humidity, to achieve 1% resolution in measuring RH, the following condition needs to be met: % − % ≥ 100 (7) where N100%RH and N0%RH are the counter output at RH=100% and RH=0% respectively. Combining (4), (5), (6) and (7) gives
By having a large VREF, Icharge can be kept small, leading to low power consumption. For VREF=4.5V and fREF=13.56MHz, Icharge≤526nA. For the design, Icharge=500nA was chosen. To minimize the temperature impact on the sensor output, VREF and Icharge are designed to achieve very small temperature coefficient (TC). Temperature-insensitive VREF and Icharge are useful as: i) although the implant temperature is expected to be stable in general, it may still be subject to small temperature variations (e.g. due to high or low body temperature at certain conditions and self-heating of the implant device); and ii) an 978-1-5386-4881-0/18/$31.00 ©2018 IEEE implanted device is likely to be exposed to high temperature cycles during manufacturing, testing and characterization. Fig. 4 shows the reference generator circuit modified from [17] . It provides the temperature-insensitive VREF and Icharge. The start-up circuits are not shown for simplicity. Q1 and Q2 are parasitic BJTs available in most CMOS processes. M1 -M4, and M5, M6, M10 and M11 are cascode current mirrors which suppress the channel-length modulation. Both IQ1 and IQ2 exhibit a positive TC and they are complemented by currents with negative TC in R2 and R3, respectively. = 
where VBE2 is the emitter voltage of Q2. Since VBE2 has a negative TC and R3 was implemented by low-TC and highresistivity polysilicon, Ictat has a negative TC. The temperatureinsensitive current is = + (11) Ignoring the TC of resistors as they are implemented by polysilicon with extremely low TC, the temperature behavior of Istable is = (n lnH + )
where R2=R3=M·R1. For a zero TC, n=1, H=5, M=15.25 were chosen. The temperature-insensitive voltage = (13) Combining (9), (10), (11) and (13) gives = L(n lnH + ) (14) where R4=LR1. As shown in (11) , Istable depends on the exact resistance of R1 which is difficult to control. Hence, Istable is subject to large variations due to process variations. In contrast, VREF is independent of R1 and its value is mainly dictated by the relative ratios. Hence, VREF is subject to transistors and resistors mismatches. It is reasonable to assume that a good layout practice will confine the 3σ values of Istable and VREF within the ±15% and ±5% of the nominal values, respectively. Table I lists the corners when CRH, VREF and Icharge are at either maximum or minimum values. The two worst-case corners lead to the maximum and minimum counter output of 1.42Ntyp and 0.70Ntyp, respectively. Corners can be compensated by the 5-bit trim current in Fig. 4 .
where ILSB is the unity current through M24. By default, D4 -D0 is set to 01101 and the trim current can be either increased or decreased for compensating for mismatches and process variations.
There is no need to have a dedicated on-chip clock generator for the counter as an accurate clock signal can be easily demodulated from the data and power carrier for the inductive link to the implant [18] . In this design, we used fREF=13.56MHz as it is the approved medical frequency for wireless implants.
Switches in Fig. 3 are designed with dummy switches to minimize the charge injection.
IV. SIMULATIONS
The readout circuit was simulated in the Cadence ADE environment using XFAB's 0.6-µm CMOS process. Fig. 6 shows the operation of the readout circuit when RH is 30%. It requires 196µs to complete the measurement phase, which corresponds to a counter output of 2653. Fig. 7(a) shows that large spreads of the sensor output, i.e. the count, at various corners. Fig. 7(b) shows the compensated counter output which are close to the desirable value ('Typical' in the figure). 
CONCLUSIONS
A simple readout circuit suitable for integrated capacitive RH sensors which tend to suffer from large common-mode capacitance, low sensitivity to RH and large parasitic capacitance, has been presented. The circuit does not require a dedicated on-chip reference clock for analog-to-digital conversion as an accurate clock can easily be recovered from the carrier which is used for sending wireless power and data to the implant. The performance of the circuit has been verified through simulations. 
